

Upgrade of the ALICE Inner Tracking System

L. Musa - CERN


Upgrade of the ALICE Inner Tracking System

OUTLINE

- ALICE current set-up
- Upgrade motivations and objectives
- ITS upgrade layout and main components
- Detector simulated performance: some examples


The Current ALICE Detector





The Current ALICE Inner Tracking System









6 concentric barrels, 3 different technologies

- 2 layers of silicon pixel (SPD)
- 2 layers of silicon drift (SDD)
- 2 layers of silicon strips (SSD)






ITS – Secondary vertex determination



Example: D⁰ meson



Analysis based on decay topology and invariant mass technique

Open charm


Particle	Decay Channel	c τ (μ m)	
D ₀	K- π+ (3.8%)	123	
D ⁺	K-π+π+ (9.5%)	312	
D _s ⁺	K+ K- π+ (5.2%)	150	
$\Lambda_{c}^{\scriptscriptstyle{+}}$	p K-π+ (5.0%)	60	

How precisely is d₀ measured with the current ITS detector?

ALICE ITS Upgrade – Impact parameter resolution




Very good MC description



ALICE, Int. J. Mod. Phys. A29 (2014) 1430044

Very weak dependence on the colliding system



ALICE, Int. J. Mod. Phys. A29 (2014) 1430044

70 μm at $p_T = 1 \text{ GeV/c}$

Signal statistics and trigger rate



Minimum bias Pb-Pb at 5.5 Tev

Particle	Eff	S/ev	S/B	B'/ev	trigger /	S/nb^{-1}
					event	
D^0	0.02	$1.6 \cdot 10^{-3}$	0.03	0.21	0.11	$1.3 \cdot 10^{7}$
$\mathrm{D_{s}^{+}}$	0.01	$4.6 \cdot 10^{-4}$	0.01	0.18	0.09	$ 3.7 \cdot 10^6 $
$\Lambda_{ m c}$	0.01	$1.4\cdot 10^{-4}$	$5 \cdot 10^{-5}$	11	0.5	$1.1 \cdot 10^{6}$
$\Lambda_{\rm c} \ (p_t > 2 \ Gev/c)$	0.01	$0.8 \cdot 10^{-4}$	0.001	0.33	0.16	$0.6 \cdot 10^{6}$
$\mid B \to D^0 (\to K^- \pi^+)$	0.02	$0.8 \cdot 10^{-4}$	0.03	$11 \cdot 10^{-3}$	$5 \cdot 10^{-3}$	$0.6 \cdot 10^{6}$
$B \to J/\psi(\to e^+e^-)$	0.1	$1.3\cdot 10^{-5}$	0.01	$5 \cdot 10^{-3}$	$3 \cdot 10^{-3}$	$1 \cdot 10^5$
$B^+ \to J/\psi K^+$	0.01	$0.5\cdot 10^{-7}$	0.01	$2 \cdot 10^{-5}$	$1 \cdot 10^{-5}$	$ 4 \cdot 10^{-3} $
$B^+ \to \overline{D}^0 \pi^+$	0.01	$1.9\cdot 10^{-7}$	0.01	$8 \cdot 10^{-5}$	$4 \cdot 10^{-5}$	$1.5 \cdot 10^{3}$
$\mathrm{B_s^0} \to \mathrm{J}/\psi\phi$	0.01	$1.1\cdot 10^{-8}$	0.01	$4.4 \cdot 10^{-6}$	$2 \cdot 10^{-6}$	$9 \cdot 10^{1}$
$\Lambda_{\rm b}(\to\Lambda_{\rm c}+{\rm e}^-)$	0.01	$0.7\cdot 10^{-6}$	0.01	$2.8 \cdot 10^{-4}$	$14 \cdot 10^{-5}$	$5 \cdot 10^3$
$\Lambda_{\rm b}(\to\Lambda_{\rm c}+{\rm h}^-)$	0.01	$0.7\cdot10^{-5}$	0.01	$2.8 \cdot 10^{-3}$	$1.4 \cdot 10^{-3}$	$5 \cdot 10^4$

We assume a trigger efficiency $~~\epsilon_{\text{trigger}}$ = 100%

B' = background in the broad invariant mass range (e.g. \pm 12 σ)

An IDEAL "charm trigger" would select almost all events

ALICE Upgrade Strategy



High precision measurements of rare probes at low p_{T_i} which cannot be selected with a trigger, require a large sample of events recorded on tape

Target

- Pb-Pb recorded luminosity $\geq 10 \text{ nb}^{-1} \implies 8 \times 10^{10} \text{ events}$
- pp (@5.5 Tev) recorded luminosity \geq 6 pb⁻¹ \Rightarrow 1.4 x 10¹¹ events

Gain a factor **100** in statistics over approved programme

... and significant improvement of vertexing and tracking capabilities

- I. Upgrade the ALICE readout systems and online systems to
- o read out all Pb-Pb interactions at a maximum rate of 50kHz (i.e. L = $6x10^{27}$ cm⁻¹s⁻¹), with a minimum bias trigger
- Perform online data reduction based on reconstruction of clusters and tracks (tracking used only to filter out clusters not associated to reconstructed tracks)
- II. Improve vertexing and tracking at low p_T

ALICE Upgrade Strategy, cont'd.



- The upgrade plans entails building
 - New, high-resolution, high-rate ITS
 - Upgrade of TPC with replacement of MWPCs with
 GEMs and new pipelined readout electronics
 - Upgrade of readout electronics of: TRD, TOF, PHOS and Muon Spectrometer
 - Upgrade of the forward trigger detectors and ZDC
 - Upgrade of the online systems (DAQ & HLT)
 - Upgrade of the offline reconstruction framework
 - New 5-plane silicon telescope in front of the hadron absorber covering the acceptance of the muon Spectrometer
- It targets 2018/19 (LHC 2nd Long Shutdown)



Lol Sep 2012




02

Add. Lol Sep 2013

ITS upgrade design objectives

- 1. Improve impact parameter resolution by a factor of ~3
- Get closer to IP (position of first layer): 39mm → 22mm
- Reduce x/X₀ /layer: ~1.14% → ~ 0.3% (for inner layers)
- Reduce pixel size: currently 50μm x 425μm → O(30μm x 30μm)



CERN-LHCC-2013-24

2. Improve tracking efficiency and p_T resolution at low p_T

- Increase granularity:
 - 6 layers → 7 layers
 - silicon drift and strips → pixels

Journal of Physics G Nuclear and Particle Physics Volume 41. Number 8 August 2014 Spacial Steam Supplied the Aut 85 Epiminess Letter of Nobel Restricted Robots Provinces Letter of Spacial Restricted Robots Provinces Letter of Spacial Restricted Robots Provinces Not Aut Common Com

3. Fast readout


J. Phys. G (41) 087002

- readout Pb-Pb interactions at > 50 kHz and pp interactions at \sim several 10^5 Hz (currently limited at 1kHz with full ITS and \sim 3kHz without silicon drift)
- 4. Fast insertion/removal for yearly maintenance
- possibility to replace non functioning detector modules during yearly shutdown

Install detector during LHCC LS2 (2018-19)

12.5 G-pixel camera (~10 m²)







ITS CMOS Pixel Sensor


Monolithic PIXEL chip using Tower Jazz CMOS 0.18 μm

- Chip size: 15mm x 30mm
- Pixel pitch ~ 30 μm
- Spatial resolution \sim 5 μ m
- Power density < 100 mW/cm²
- Architectures: MISTRAL, ALPIDE



Deep p-well allows truly CMOS circuit inside pixel





Pixel Chip - ALPIDE and MISTRAL full-scale prototypes in 2014

ALPIDE Full Scale prototype

- Dimensions: 30mm x 15 mm
- About 0.5 M pixels 28μm x 28μm
- 40 nW front-end (4.7mW / cm²)
- ~40mW/cm² total
- Pulse width ~5 μs

Chips characterized at PS, SPS



Figure: picture of pALPIDEfs

MISTRAL FSBB-M0 (Full Scale Building Block Mistral 0)

- About 1/3 of a complete sensor (approx. 9mm x 17mm)
- 416 x 416 pixels of 22μm x 33μm (final chip 36μm x 62μm)
- 40μs integration time (final chip ~ 20μs)
- Full chain working (front-end, discr., zero suppression)

Chips (non-irradiated characterized at SPS





Figure: two FSBB M0

pALPIDE-1 – measurements at PS test beam



Efficiency and fake hit rate




 λ_{fake} < < 10⁻⁵ / event/pixel @ ϵ_{det} > 99% \Rightarrow very large margin over design requirements

- Measurements at PS: 5-7 GeV π^-
- Results refer to 50 μ m thick chips: non irradiated and irradiated with neutrons 0.25 x 10¹³ and 10¹³ 1MeV n_{eq} / cm² (10 x load expected in 6 years)


pALPIDE-1 – measurements at PS test beam



Spatial resolution



Cluster size vs. position within pixel





σ_{det} < 5 μm is achieved with sufficient margin of operation

- Measurements at PS: 5-7 GeV π^-
- Results refer to 50 μ m thick chips: non irradiated and irradiated with neutrons 0.25 x 10¹³ and 10¹³ 1MeV n_{eq} / cm² (10 x load expected in 6 years)

New ITS Layout - Inner Barrel







<Radius> (mm): 23,31,39

Nr. of staves: 12, 16, 20

Nr. of chips/layer: 108, 144, 180

Power density: < 100 mW/cm²

Length in z (mm): 270


Nr. of chips/stave: 9

Material thickness: ~ 0.3% X₀

Throughput (@100kHz): $< 80 \text{ Mb/s} \times \text{cm}^{-2}$


Inner Barrel – Geometry and material budget






Inner Barrel





Inner Barrel – full-scale prototype






Prototype






Outer Barrel









Outer Barrel (OB)

<radius> (mm): 194, 247, 353, 405

Nr. staves: 22, 28, 40, 46

Nr. Chips/layer: (ML), (OL)

Power density < 100 mW / cm²

Length (mm): 843 (ML), 1475 (OL)


Nr. modules/stave: 4 (ML), 7 (OL)

Material thickness: ~ 1% X₀

Throughput (@100kHz): $< 3Mb/s \times cm^{-2}$


Outer Barrel Support Structure and Assembly





Detector Assembly







Performance of new ITS (MC simulations)



Impact parameter resolution



Tracking efficiency (ITS standalone)




 $^{\sim}40 \ \mu m \ at \ p_{T} = 500 \ MeV/c$


Performance of new ITS (MC simulation)



$D^0 \rightarrow K^-\pi^+$ secondary vertex position resolution








ALICE ITS upgrade performance - Λ_c




$Λ_c$ has a decay length $cτ \approx 60 \mu m$ currently inaccessible in Pb-Pb



Most promising channel


$$\Lambda_c \rightarrow p k^-\pi^+$$
 B.R. ~ 5%



Measurement expected to reach down to 2-4 Gev/c (stat. error ~ 12%)

Ability to reconstruct Λ_c would also give insight to Λ_b measurements ($\Lambda_b \rightarrow \Lambda_c^+ \pi^-$)

Project Timeline and Collaboration




ALICE ITS Collaboration - (MoU for ITS construction is being finalized)

CERN, China (Wuhan), Check Republic (Prague), France (Grenoble, Strasbourg),
Italy (Aless., Bari, Cagliari, Catania, Frascati, Padova, Roma, Trieste, Torino),
Indonesia (LIPI), Korea (Pusan, Inha, Yonsei), Netherlands (Nikhef, Utrecht),
Pakistan (CIIT-Islamabad), Russia (St. Petersburg), Slovakia (Kosice),
Thailand (Suranaree, SLRI, TMEC), UK (Daresbury, Liverpool, RAL), Ukraine (Kharkov),
USA (Austin, Berkeley)

SPARES

Readout – general scheme and data throughput



The Current ALICE Pixel Detector




2 barrel layers formed by 10 carbon fiber sectors

R_{out} beam-pipe: 29.8 mm

<R_{inner layer}>: 39 mm

<R_{outer layer}>: 76 mm



Minimum clearance of closest component to beam-pipe ~ 5 mm


Overlap in ϕ to cover sensor dead area at the interface edge


The Current ALICE Pixel Detector




Cumulative mid-rapidity material budget for ALICE, ATLAS and CMS

ALICE	x/X ₀ (%)	ATLAS	x/X ₀ (%)	CMS	x/X ₀ (%)
Beam pipe	0.26	Beam pipe	0.45	Beam pipe	0.23
Pixels (7.6 cm)	2.28	Pixels (12 cm)	4.45	Pixels (10.2 cm)	7.23
ITS (50 cm)	7.85	SCT (52 cm)	14.45	TIB (50 cm)	22.23
TPC (2.6 m)	13	TRT (1.07 m)	32.45	TOB (1.1 m)	35.23








High precision tracking at low p_T due to low material budget

The world of Silicon Pixel Detectors



Hybrid Pixel Detector




N. Wermes (Univ. of Bonn)

Sensor based on silicon junction detectors produced in a planar process

- High resistivity wafers (few kWcm) with diameters of 4" – 6"
- Specialized producers (~10 world wide)
- Readout Chip: ASIC CMOS sub-micron technology
- Interconnect technology based on flip-chip bonding

Monolithic Pixel Detector



N. Wermes (Univ. of Bonn)


- Charge generation volume integrated into the ASIC
- Exist in many different flavours: CCDs, CMOS MAPS, HV/HR CMOS, DEPFET, SOI, ...
- This talk will focus on CMOS Monolithic Active Pixel Sensors (CMOS MAPS) = CMOS Pixel Sensors (CPS)


Pixel Detectors in HEP Experiments




Hybrid Pixel Detectors at the hart of the LHC Experiments

Different sensor technologies, designs, operating condition









Parameters	ALICE	ATLAS	CMS
Nr. layers	2	3	3
Radial coverage [mm]	39 - 76	50 - 120	44 – 102
Nr of pixels	9.8 M	80 M	66 M
Surface [m ²]	0.21	1.7	1
Cell size (rφ x z) [μm²]	50 x 425	50 x 400	100 x 150
Silicon thickness (sens. + ASIC) - x/X ₀ [%]	0.21 + 0.16	0.27 + 0.19	0.30 + 0.19

Beyond Hybrid Pixel Detectors ...

ALICE


- Limited number of sensors producers (~10 world-wide)
- no industrial scale production → high cost






Azom.com

- Complex and costly interconnection between sensors and ASIC
- Interconnection technology (micro-bump bonding) limits:
 - pitch (currently ~30μm)
 - input capacitance power



VTT Microelectronics Centre



Fraunhofer IZM


Lower production cost Higher integration (pitch, x/X_0) Lower power (x/X_0 , cost)


Monolithic Pixel Detectors in HI Experiments



Owing to the industrial development of CMOS imaging sensors and the intensive R&D work within the HEP community (IPHC, RAL, ...)










Mimosa-26
2.7 cm²
(EUDET Telescope)


M. Winter ... and the vision and support of STAR (H. Wieman, L. Greiner et al.)

... several HI experiments have selected CMOS pixel sensors for their inner trackers



STAR HFT $0.16 \text{ m}^2 - 356 \text{ M pixels}$

CBM MVD 0.08 m² – 146 M pixel




ALICE ITS Upgrade (and MFT) 10 m² - 12 G pixel


2014 - First CPS Detector

Classical CMOS Pixel Sensor

- n-well charge collector in p-type epitaxial layer
- Signal generated in a high-resistivity (> 1 k Ω cm) epi-layer ~20 μ m thick (larger values possible)
- (Early versions with thin and low resistivity epilayer)
- MIP produces ~80 e-h pairs per micron
- epi-layer not fully depleted
- Charge collected by (mostly) diffusion and drift
- Longer charge collection time
- More sensitive to radiation induced displacement damage in the epi layer
- Only one transistor type in the active area (NMOS)
- Often use rolling shutter architecture for reading out the matrix



M. Winter et al. (IPHC)





Laser Soldering



Selective laser soldering

- Interconnection between FPC and chip by flux-less laser soldering of 200 μm diameter Sn/Ag(96.5/3.5) balls (227 °C melting T) in vacuum (≤10⁻¹ mbar)
- IR diode laser, 976 nm, 25 W, 50 mm focal length, 250 µm beam spot size
- Laser power modulated by pyrometer, programmable T profile ensures precise limitation of heating
- Soldering mask (in Macor® or Rubalit ®)
 used to push FPC on chip and guide
 soldering balls inside FPC vias






Laser Soldering




Good soldering

192.168.0.10: process: 10533 workpiece code: 06102014-SA1

07.10.2014 11:00:38, duration: 6.500 s PI: 320.01 %s, script: 181, errors: -








Laser Soldering



Bad soldering

192.168.0.10: process: 10532 workpiece code: 06102014-SA1

07.10.2014 10:59:08, duration: 6.500 s PI: 217.28 %s, script: 181, errors: -







FPC main characteristics

4 mm





Flexible Printed Circuit


100 µm 100 µm $\sim 20 \ \mu m \ SOLDER \ MASK$ **AVDD DVDD** 25 µm ALUMINIUM 75 µm POLYIMIDE 25 µm ALUMINIUM **AGND DGND** ~ 20 µm SOLDER MASK 11 mm 4 mm

3.5 mm

- 2 layouts:
 - IB: 1x9 chips, Al
 - OB: 2x7 chips, Cu
- Metallised vias of 220 mm diameter
- Two openings of 1x1 and 1x0.4 mm², respectively, to "see" chip targets








Key aspects of HIC assembly




- The amount of HICs and the time available require a distributed production over many sites
- Usage of same procedure and system is necessary to ensure homogenous production
- To simplify/shorten the assembly procedure, chips are placed in nominal positions and FPC is overlapped using nominal pinholes
- Depending on FPC hole position accuracy, possibility of mismatch, i.e. hole is not fully contained in a pad

 A few soldering tests with misaligned (up to 20 mm) pads have been performed: not conclusive, need more systematic study




HIC assembly - the IB work table






HIC assembly - aligned pad chips










The soldering mask and ball transfer tool









Fixation of IB stave to the End-Wheel




Fixation of OB stave to the End-Wheel




Mechanical Integration




Mechanical Integration





Mechanical Integration



Impact parameter studies (ALICE ITS Upgrade)








- Current ALICE ITS
 - ♦ radial position of first layer: 39mm
 - \Rightarrow x/X₀: 1.14% per layer
 - spatial resolution (r-phi): 12 μm
- A) current ITS + L0: x/X0 = 0.3%, res.=4 μ m;
- B) current ITS + L0: r = 22mm, $x/X_0 = 0.3\%$;
- C) current ITS + L0: r = 22mm, $x/X_0 = 0.3\%$;

ALICE ITS Upgrade CDR, CERN-LHCC-2012-12

Performance of new ITS (MC simulations)



Matching efficiency between the tracks reconstructed in the upgraded ITS and TPC for different values of event pile-up



The average event pile-up depends on the interaction rate and detector integration time

interaction rate 50 kHz integration time: 4 – 30 μs


For 30 µs integration time (worst case design):

<pile-up> = 1 central + 1.5 min. bias

Performance of new ITS (MC simulations)



MOMENTUM RESOLUTION




J. Phys. G (41) 087002


Transverse momentum resolution as function of p_T for primary charged pions for the upgraded ITS and current ITS. The results are shown for ITS standalone and ITS-TPC combined tracking.

Why use Silicon Pixels in HEP experiments

Silicon Pixel Detectors are high granularity detectors, which provide unambiguous and precise hit information in a harsh environment close to the interaction point



LHC Pb-Pb collision (ALICE, Sep 2011)





LHC pp collisions: a candidate Z boson event in the dimuon decay with 25 reconstructed vertices. (ATLAS, April 2012)

- Position resolution down to few microns
- Unambiguous hit information in high track density region
- High resolution for determination primary and secondary vertex
- Fast readout
- High level of radiation hardness

How integration time and pile-up affect performance

ALICE ITS Upgrade





At 50 kHz Pb-Pb interaction rate <pile-up> @ 20 μs integration time: 1 central + 1 minimum bias

At 200 kHz pp interaction rate <pile-up> @ 20 μs integration time: 5 interaction

ALICE ITS performance

Measurement of the Lc

